# Fully Integrated Overcurrent Protection Method During SiC MOSFET Conduction

Haifeng Zhang<sup>1</sup>, Dibo Zhang<sup>1</sup>, Katsuhiro Hata<sup>1</sup>, Keiji Wada<sup>2</sup>, Kan Akatsu<sup>3</sup>, Ichiro Omura<sup>4</sup>, and Makoto Takamiya<sup>1</sup>

<sup>1</sup> The University of Tokyo, Tokyo, Japan

<sup>2</sup> Tokyo Metropolitan University, Tokyo, Japan

<sup>3</sup> Yokohama National University, Kanagawa, Japan

<sup>4</sup> Kyusyu Institute of Technology, Fukuoka, Japan

Abstract-A gate driver IC with fully integrated overcurrent protection functions developed for IGBTs is successfully applied to overcurrent protection for SiC MOSFETs. In the gate driver IC, while the SiC MOSFETs are ON, constant gate charge is periodically discharged and charged, and when gate-to-source voltage dropped by each discharge is less than the reference voltage, it is detected as the overcurrent and the SiC MOSFETs are immediately turned off to protect from the overcurrent. Overcurrent protection can be achieved at low cost, since external components such as high-voltage diodes are not required. While the overcurrent detection threshold is constant and cannot be changed for IGBTs, it is found for the first time in SiC MOSFETs that the overcurrent detection threshold can be varied by changing the gate charge to be discharged. In a single-pulse test of an inductive load at 300 V for an SiC MOSFET with DC rating of 134 A and pulse rating of 240 A, the gate driver IC successfully protected the overcurrent with the protection delay of 226 ns or less, while the overcurrent detection threshold is variable in the range of 104 A to 306 A.

Keywords— overcurrent, protection, gate driver, IC, gate voltage, SiC

#### I. INTRODUCTION

Overcurrent detection and protection of power devices are important technologies to realize reliable power electronic systems. The target of this work is to develop an overcurrent protection method for SiC MOSFETs used in large-current, short-pulse current generator circuits with an inductive load [1] that (1) can be fully integrated into a gate driver IC without external components such as high-voltage diodes for low cost, (2) can detect overcurrent while the SiC MOSFETs are ON, and (3) has a variable overcurrent detection threshold ( $I_{TH}$ ).

Table I shows a summary of conventional detection and protection for overcurrent. Methods for detecting overcurrent by measuring drain current ( $I_D$ ) [2-5], and drain-to-source voltage ( $V_{DS}$ ) [3, 6] of SiC MOSFETs have been proposed.  $I_D$  measurement requires a current sensor, and  $V_{DS}$  measurement for desaturation detection requires a high-voltage diode, which are expensive. All conventional overcurrent detection methods by gate-to-emitter voltage ( $V_{GE}$ ) measurement in IGBTs [7, 8, 10] and gate-to-source voltage ( $V_{GS}$ ) measurement in SiC MOSFETs [9, 11] have the disadvantage that overcurrent during ON of IGBTs/SiC MOSFETs cannot be detected, because  $V_{GE}/V_{GS}$  is measured during the turn-on transient. No conventional overcurrent protection methods, however, satisfy all three targets.

TABLE I.	COMPARISON TABLE OF DETECTION AND PROTECTION
	FOR OVERCURRENT

Reference	[2-5]	[3, 6]	[10]	[11]	[12]	This work
Method	Current monitor	Desatu ration	V <sub>GE</sub> at Miller plateau	Gate charge	MGDC	MGDC
Measured value	I <sub>D</sub>	V <sub>DS</sub>	$V_{\rm GE}$	$Q_{\rm G}, V_{\rm GS}$	$V_{\rm GE}$	V <sub>GS</sub>
Power device	SiC	SiC	IGBT	SiC	IGBT	SiC
Measurement from gate terminal	No	No	Yes	Yes	Yes	Yes
Overcurrent detection during ON	Yes	Yes	No	No	Yes	Yes
Fully integrated protection	No	No	No	No (Only detection)	Yes	Yes
Variable threshold for overcurrent detection	Yes	Yes	Yes	No	No	Yes by VDOS
Detection / protection delay [ns]	22 [2] 100 [3]	250 [3] 400 [6]	500	369	810	< 226

Therefore, in this paper, an overcurrent protection method for SiC MOSFETs that satisfies all three targets is proposed by applying the gate driver IC [12] with a fully integrated overcurrent protection function called "<u>m</u>onitoring gate voltage while periodically repeating <u>discharging</u> and <u>charging</u> of constant gate charge (MGDC) [13]" developed for IGBTs to SiC MOSFETs. When the gate driver IC [12] is applied to SiC MOSFETs, a new phenomenon called "<u>V<sub>GS</sub></u> <u>drop</u> due to <u>o</u>verheating of <u>SiC</u> (VDOS)" is found. Therefore, the variable  $I_{\text{TH}}$  using the phenomenon is achieved in this paper.

# II. PROPOSED FULLY INTEGRATED OVERCURRENT PROTECTION

# A. Gate Driver IC with Fully Integrated Overcurrent Protection

Fig. 1 shows an operation principle of the gate driver IC [12] with a fully integrated overcurrent protection function by measuring gate-to-source voltage (OPV) while SiC MOSFETs are ON. Two functions, a periodic constant gate charge ( $Q_C$ ) discharger and recharger, and an overcurrent protection by  $V_{GS}$ , are added to the gate driver IC. While the SiC MOSFETs are ON, the periodic  $Q_C$  discharger and recharger periodically discharges and recharges  $Q_C$ . When  $V_{GS}$  dropped by each discharge is less than the reference voltage ( $V_{REF}$ ), it is detected as the overcurrent



Constant gate charge (Q<sub>c</sub>)

Fig. 1. Operation principle of gate driver IC with fully integrated overcurrent protection function by measuring  $\underline{V}_{GS}$  (OPV).





(Fig. 4)

Fig. 3. Circuit schematics of OPV circuits.

 $V_{\rm G}$ 

and the gate driver is forced to turn off to complete the overcurrent protection.

Fig. 2 shows a circuit schematics of the gate driver IC with OPV [12]. All circuits are integrated on a single chip except for the isolated power supplies. To achieve the two functions shown in blue in Fig. 1, an OPV circuit is added to our previously developed 6-bit current-source type digital gate driver [14, 15] with variable gate current ( $I_G$ ) in 64 levels, where  $I_G = n_{PMOS} \times 40$  mA and  $n_{PMOS}$  is an integer from 0 to 63 at turn-on. At turn-off,  $|I_G| = n_{NMOS} \times 41$  mA and  $n_{NMOS}$  is an integer from 0 to 63 at turn-on.

Fig. 3 shows a circuit schematics of the OPV circuits [12]. The OPV circuits include a digitally controlled oscillator (DCO) to determine charging and discharging time and a  $V_{GS}$  detector to detect the overcurrent by comparing  $V_{GS}$  and  $V_{REF}$ . The three



Fig. 4. Circuit schematics of  $V_{GS}$  detector.



Fig. 5. Die photo of gate driver IC with OPV fabricated with 180-nm BCD process.

outputs of the OPV circuits (Alarm, Internal\_ONOFF, and Pulse) are fed into the low-side and high-side parallel-in serial-out shift registers (PISOs) in Fig. 2.

Fig. 4 shows a circuit schematics of the  $V_{GS}$  detector [12]. The  $V_{GS}$  detector includes an attenuator with an attenuation ratio of one-eighth to prevent the input gate voltage ( $V_G$ ) from damaging the clocked comparator with overvoltage, and a low pass filter (LPF) with a cutoff frequency of 57 MHz to remove high-frequency ringing of  $V_G$ . When the attenuated and low pass filtered  $V_G$  drops below  $V_{REF}$ , Alarm output changes from low to high, forcing the SiC MOSFET to turn off. Fig. 5 shows a die photo of the gate driver IC [12] with OPV fabricated with 180nm BCD process. The die size is 2.0 mm by 2.5 mm.

## B. Proposed Overcurrent Protection Using MGDC

Fig. 6 shows timing charts of the proposed overcurrent protection using MGDC. Table II shows the summary of the measured four parameters  $(t_1, t_2, I_1, \text{and } |I_2|)$  that can be digitally controlled by this IC to achieve MGDC [13]. The gate driver IC has a total of 22 control bits including T<sub>1</sub> [4:0], T<sub>2</sub> [4:0], I<sub>1</sub> [5:0], and I<sub>2</sub> [5:0]. All control bits are written in advance to the on-chip memory (two serial-in parallel-out shift registers (SIPOs) in Fig. 2) by scan-in, eliminating the need for the high-speed digital signal generator to determine  $t_1$  and  $t_2$ .



Fig. 6. Timing charts of proposed overcurrent protection using MGDC.

 
 TABLE II.
 Measured Four Parameters Digitally Controlled by IC to Achieve MGDC

Parameters	Control bits	Range	Step
<i>t</i> <sub>1</sub>	T <sub>1</sub> [4:0]	0 s to 17 μs	535 ns
t <sub>2</sub>	T <sub>2</sub> [4:0]	0 s to 3.4 μs	110 ns
<i>I</i> <sub>1</sub>	I₁ [5:0]	0 A to 2.5 A	40 mA
<i>I</i> 2	l <sub>2</sub> [5:0]	0 A to 2.6 A	41 mA

Figs. 7 to 10 show the measured  $t_1$  vs.  $T_1$  [4:0],  $t_2$  vs.  $T_2$  [4:0],  $I_1$  vs.  $I_1$  [5:0], and  $|I_2|$  vs.  $I_2$  [5:0], respectively. The charging time ( $t_1$ ) of MGDC in Fig. 6 is digitally controlled by 5-bit  $T_1$  [4:0] of DCO from 0 s to 17 µs in 535 ns steps as shown in Fig. 7. The charging gate current ( $I_1$ ) during  $t_1$  in Fig. 6 is digitally controlled by 6-bit  $I_1$  [5:0] of the digital gate driver from 0 A to 2.5 A in 40 mA steps as shown in Fig. 9. Similarly, the discharging time ( $t_2$ ) of MGDC in Fig. 6 is digitally controlled by 5-bit  $T_2$  [4:0] of DCO from 0 s to 3.4 µs in 110 ns steps as shown in Fig. 8. The discharging gate current ( $|I_2|$ ) during  $t_2$  in Fig. 6 is digitally controlled by 6-bit  $I_2$  [5:0] of the digital gate driver from 0 A to 2.6 A in 41 mA steps as shown in Fig. 10.

In MGDC in Fig. 6, while the SiC MOSFETs are ON,  $Q_{\rm C}$  (=  $|I_2| \times t_2$ ) is periodically discharged and recharged with the  $t_1 + t_2$  cycle.  $n_{\rm PMOS} = I_1$  [5:0] and  $n_{\rm NMOS} = 0$  in the  $t_1$  period, while  $n_{\rm PMOS} = 0$  and  $n_{\rm NMOS} = I_2$  [5:0] in the  $t_2$  period. When  $V_{\rm GS}$  dropped by each discharge is greater than  $V_{\rm REF}$ , it is judged normal, and when  $V_{\rm GS}$  dropped by each discharge is less than  $V_{\rm REF}$ , it is detected as the overcurrent and the SiC MOSFETs are immediately turned off to protect from the overcurrent.  $V_{\rm REF}$  should be set lower than  $V_{\rm GS}$  after the first discharge and higher than  $V_{\rm GS}$  when the overcurrent occurs. Unlike IGBTs, VDOS is found for the first time to occur in MGDC of SiC MOSFETs.



Fig. 10. Measured  $|I_2|$  vs.  $I_2$  [5:0].

VDOS means the drop in  $V_{GS}$  from 18V that occurs in the  $t_1$  period when  $I_D$  exceeds  $I_{TH}$ . The advantage of the proposed method is that  $I_{TH}$  is variable using VDOS, because the SiC overheating changes by varying  $Q_C$  using  $T_2$  [4:0] and/or  $I_2$ [5:0].

# *C.* Reasons for "<u>V<sub>GS</sub></u> <u>D</u>rop due to <u>O</u>verheating of <u>S</u>iC (VDOS)"

The reasons for VDOS is explained below. In Fig. 6, during  $t_2$ , the on-resistance of the SiC MOSFET increases, when  $V_{GS}$  is lowered by discharging  $Q_{C}$ . As a result,  $V_{DS}$  increases and the SiC MOSFET generates more heat, because the power determined by  $V_{DS} \times I_{D}$  is consumed. When the SiC MOSFET junction temperature  $(T_1)$  exceeds a certain value, the gate leakage  $(I_{G,LEAK})$  of the SiC MOSFET begins to flow and  $V_{GS}$  drops during  $t_1$ .

Fig. 11 shows an equivalent circuit that illustrates the principle of VDOS during  $t_1$ .  $R_{ON}$  is the on-resistance of the gate driver,  $R_{G,INT}$  is the internal gate resistance of the SiC MOSFET, and  $R_{G,LEAK}$  is the resistance of the gate dielectric of the SiC MOSFETs due to  $I_{G,LEAK}$ . Fig. 11 shows that  $R_{G,LEAK}$  is a function of  $T_J$ . As  $T_J$  increases,  $I_{G,LEAK}$  increases and  $R_{G,LEAK}$  decreases, and thus  $V_{GS}$  decreases due to resistance divider, which is the reasons for VDOS.  $I_{TH}$  can be controlled by  $Q_C$ . For example, increasing  $Q_C$  lowers  $I_{TH}$ , because it increases the  $V_{GS}$  drop,  $V_{DS}$ , heat generation, and  $T_J$  increase.

The physics of  $I_{G,LEAK}$  in SiC MOSFETs is explained below. Unlike silicon power devices, SiC MOSFETs are known to have  $I_{G,LEAK}$  during a short circuit [16-22]. This  $I_{G,LEAK}$  was first reported in 2015 in [16], and in [17] it was reported that  $I_{G,LEAK}$  flows during a short circuit in all five commercially available SiC MOSFETs.

The following three stages of phenomena occur in SiC MOSFETs during a short circuit as  $T_J$  increases.

- Stage 1: High power due to short-circuit current under high voltage (e.g. 300 V × 300 A = 90 kW) causes T<sub>J</sub> of SiC MOSFETs to increase in the order of microseconds. For example, [20] shows that T<sub>J</sub> rises from room temperature to 800 °C in 2.7 μs.
- Stage 2: When T<sub>J</sub> reaches about 800 °C [20], thermally excited electrons overcome the SiC-SiO<sub>2</sub> interface barrier and I<sub>G,LEAK</sub> begins to flow [18, 19, 21], as shown in the band diagram in Fig. 12 (a). This phenomenon is called Schottky emission [18, 19, 21]. The SiC MOSFETs are not yet broken, because Schottky emission is an electrothermal phenomenon [18, 21].
- Stage 3: When *T*<sub>J</sub> reaches about 1100 °C [20], the SiC MOSFETs are destroyed due to thermomechanical reasons [21].

The proposed overcurrent protection method in this paper is a technique to detect and protect SiC MOSFETs from overcurrent in Stage 2, before they are destroyed.

Note that  $I_{G,LEAK}$  due to Schottky emission in Stage 2 does not occur in silicon power devices [18], because the barrier height at the Si/SiO<sub>2</sub> interface (3.2 eV) is higher than that at the SiC/SiO<sub>2</sub> interface (2.7 eV), as shown in the band diagram in Fig.



Fig. 11. Equivalent circuit that illustrates principle of VDOS during  $t_1$ .



Fig. 12. Band diagram of n-type MOSFET in strong inversion. (a) SiC MOSFET. (b) Si MOSFET.



Fig. 13. Measured  $V_{GS}$  vs. gate charge of SiC module (BSM120D12P2C005).

12, and thus  $T_J$  at which Schottky emission occurs is higher than the thermal runaway temperature of silicon [18].

# **III. MEASURED RESULTS**

## A. Gate-Charge Curve to Understand MGDC

To quantitatively understand the principle of MGDC operation in case of no VDOS, Fig. 13 shows the measured gate-charge curve ( $V_{GS}$  vs. gate charge ( $Q_G$ )) of the SiC module used in this paper (BSM120D12P2C005, 1200 V rating) with a DC rating of 134 A and a pulse rating of 240 A at  $V_{DS} = 300$  V. Since MGDC repeats  $Q_C$  discharge and charge from the initial state of SiC MOSFET turned on, unlike the typical gate-charge curve,  $Q_G$  at  $V_{GS} = 15$ V is defined as zero.

As an example, the operation of MGDC at  $Q_C = 240$  nC is described below. In case of  $I_D = 20A$ , when  $Q_C$  is discharged, the operating point moves from Point A with  $V_{GS} = 15$  V to Point B with  $V_{GS} = 8$  V. In case of  $I_D = 50A$ , when  $Q_C$  is discharged, the operating point moves from Point A with  $V_{GS} =$ 15 V to Point C with  $V_{GS} = 10$  V. Furthermore, at  $I_D = 350$  A, which exceeds the pulse rating of 240 A for this SiC MOSFET, when  $Q_C$  is discharged, the operating point moves from Point A with  $V_{GS} = 15$  V to Point D with  $V_{GS} = 4$  V.

Therefore, when the SiC MOSFETs operate in the normal region, the Miller plateau voltage increases with increasing  $I_D$ , increasing  $V_{GS}$  after  $Q_C$  discharge, in contrast, when the SiC MOSFETs operate in the overcurrent region, the gate capacitance decreases with increasing  $I_D$ , decreasing  $V_{GS}$  after  $Q_C$  discharge. Since  $V_{GS}$  in normal and overcurrent regions are different, the overcurrent can be detected by comparing  $V_{GS}$  and  $V_{REF}$  using a comparator.

## B. Overcurrent Protection with Variable I<sub>TH</sub>

Figs. 14 and 15 show a circuit schematic and a photo of the measurement setup for a single-pulse test of an inductive load of 34  $\mu$ H at 300 V for the SiC module (BSM120D12P2C005), respectively.

Fig. 16 shows the conventional measured waveforms of the overcurrent exceeding 350 A. In the conventional desaturation detection, the overcurrent is detected by the  $V_{DS}$  increase in Fig. 16. In Fig. 16, the SiC MOSFET is turned off manually. VDOS does not occur in Fig. 16, because  $V_{GS}$  is constant at 18 V after turn-on and no heating during  $t_2$  period of MGDC occurs.

Figs. 17 (a) to (f) show the measured waveforms of the proposed overcurrent protection with variable  $I_{\rm TH}$  from 306 A to 104 A by changing  $Q_{\rm C}$ .  $t_1 = 1.9 \ \mu s$ ,  $t_2 = 0.52 \ \mu s$ , and  $I_1 = 1.6 \ {\rm A}$ are fixed, and  $Q_{\rm C}$  (=  $|I_2| \times t_2$ ) is changed by varying only  $|I_2|$  to change  $I_{\text{TH}}$ . In Figs. 17 (a) to (f),  $|I_2|$  is varied from 0.53 A to 0.74 A by varying  $I_2$  [5:0] by one from 13 to 18, respectively, and  $Q_C$ is varied from 276 nC to 385 nC, where  $|I_2| = I_2 [5:0] \times 41$  mA. Increasing  $Q_{\rm C}$  accelerates SiC MOSFET heating and increases VDOS, which lowers  $I_{\text{TH}}$ . In Fig. 17, "(1)  $Q_{\text{C}}$  discharge in  $t_2$ , (2) comparison of  $V_{GS}$  and  $V_{REF}$  at the end of  $t_2$ , and (3) recharge to  $V_{\text{GS}} = 18 \text{ V in } t_1$ ", is repeated in  $t_1 + t_2$  cycles. When  $V_{\text{GS}} < V_{\text{REF}}$ , overcurrent is detected, Alarm changes from low to high, Internal ONOFF changes from high to low, and the gate driver is forced to turn off to complete the overcurrent protection. The overcurrent protection delay in Fig. 17 (a) is 207 ns. By changing  $Q_{\rm C}$  from 276 nC to 385 nC,  $I_{\rm TH}$  is reduced from 306 A to 104 A, because increasing  $|I_2|$  increases  $V_{DS}$  during  $t_2$ , which increases VDOS due to the increased overheating of SiC. In contrast, in IGBTs, the  $Q_{\rm C}$  dependence of  $I_{\rm TH}$  is very small and  $I_{\rm TH}$  is almost constant, since VDOS does not occur [13].

Figs. 18 (a) to (d) show the  $Q_{\rm C}$  dependence of  $I_{\rm TH}$ ,  $V_{\rm REF}$ , the overcurrent protection delay, and the <u>r</u>elative <u>loss</u> increase due to MGDC (RLI) extracted from Fig. 17, respectively. The definition of RLI is as follows

$$\mathrm{RLI} = \frac{\left(\int_{t_{\mathrm{START}}}^{t_{\mathrm{END}}} I_{\mathrm{D}} V_{\mathrm{DS}} dt\right)_{\mathrm{With MGDC}} - \left(\int_{t_{\mathrm{START}}}^{t_{\mathrm{END}}} I_{\mathrm{D}} V_{\mathrm{DS}} dt\right)_{\mathrm{Without MGDC}}}{\left(\int_{t_{\mathrm{START}}}^{t_{\mathrm{END}}} I_{\mathrm{D}} V_{\mathrm{DS}} dt\right)_{\mathrm{Without MGDC}}} \times 100$$



Fig. 14. Circuit schematic of single-pulse test with inductive load.



Fig. 15. Photo of measurement setup.



Fig. 16. Conventional measured waveforms.

where  $t_{\text{START}}$  and  $t_{\text{END}}$  indicate the start and end time of the single-pulse test, respectively.

As shown in Fig. 18 (a), increasing  $Q_{\rm C}$  from 276 nC to 385 nC enables  $I_{\rm TH}$  to be varied from 306 A to 104 A. Since the SiC MOSFET used in this paper has a DC rating of 134 A and a pulse rating of 240 A, the users of the gate driver can freely set  $I_{\rm TH}$  in a wide range from 134 A or lower to 240 A or higher, which is a major advantage of this proposal.

As shown in Fig. 18 (b), the proposed overcurrent protection does not work unless  $V_{\text{REF}}$  is manually adjusted to the



Fig. 17 (a) to (d). Measured waveforms of proposed overcurrent protection with variable  $I_{\text{TH}}$  from 306 A to 104 A by changing  $Q_{\text{C}}$ . (a)  $Q_{\text{C}} = 276$  nC (I<sub>2</sub> [5:0] = 13 and  $|I_2| = 0.53$  A). (b)  $Q_{\text{C}} = 302$  nC (I<sub>2</sub> [5:0] = 14 and  $|I_2| = 0.58$  A). (c)  $Q_{\text{C}} = 322$  nC (I<sub>2</sub> [5:0] = 15 and  $|I_2| = 0.62$  A). (d)  $Q_{\text{C}} = 343$  nC (I<sub>2</sub> [5:0] = 16 and  $|I_2| = 0.66$  A).



Fig. 17 (e) to (f). Measured waveforms of proposed overcurrent protection with variable  $I_{\text{TH}}$  from 306 A to 104 A by changing  $Q_{\text{C}}$ . (e)  $Q_{\text{C}} = 364 \text{ nC}$  (I<sub>2</sub> [5:0] = 17 and  $|I_2| = 0.70 \text{ A}$ ). (f)  $Q_{\text{C}} = 385 \text{ nC}$  (I<sub>2</sub> [5:0] = 18 and  $|I_2| = 0.74 \text{ A}$ ).



Fig. 18. Q<sub>C</sub> dependence extracted from Fig. 17. (a) I<sub>TH</sub>. (b) V<sub>REF</sub>. (c) Overcurrent protection delay. (d) <u>R</u>elative loss increase due to MGDC (RLI).

appropriate value depending on  $Q_{\rm C}$ . From the viewpoint of practicality,  $V_{\rm REF}$  should be fixed or automatically adjusted, thus the method of setting  $V_{\rm REF}$  is a future challenge in this proposal.

As shown in Fig. 18 (c), depending on  $Q_{\rm C}$ , the overcurrent protection delay varies in the range of 118 ns to 226 ns, because the difference between  $V_{\rm GS}$  and  $V_{REF}$  at the  $V_{\rm GS}$  comparison timing (specifically the rise edge of DCO\_out) in Fig. 6 is not constant, and the comparator delay varies.

As shown in Fig. 18 (d), increasing  $Q_{\rm C}$  from 276 nC to 385 nC increases RLI from 22% to 146%. Increasing  $Q_{\rm C}$  increases RLI, which is also true for IGBTs [13]. It is inevitable that the  $Q_{\rm C}$  discharge will increase RLI, because the proposed overcurrent protection method detects the overcurrent by monitoring the change in  $V_{\rm GS}$  caused by the  $Q_{\rm C}$  discharge. Reducing RLI by optimizing the MGDC parameters is a future challenge in this proposal. For MGDC in IGBTs, RLI has been successfully reduced to 0.8% by parameter optimization [13].

Table I shows a comparison table of detection and protection for overcurrent. This paper is the first work achieving the fully integrated overcurrent protection method for SiC MOSFETs while the SiC MOSFETs are ON with variable  $I_{\text{TH}}$ .

#### **IV. CONCLUSIONS**

The overcurrent protection method with variable  $I_{\text{TH}}$  and fully integrated in the gate driver IC is proposed, which can detect overcurrent while SiC MOSFETs are ON. In the overcurrent protection measurements of the SiC MOSFET with the DC rating of 134 A and the pulse rating of 240 A, by changing  $Q_{\text{C}}$  from 276 nC to 385 nC,  $I_{\text{TH}}$  is reduced from 306 A to 104 A, the overcurrent protection delay varies in the range of 118 ns to 226 ns, and RLI increases from 22% to 146%. The variable  $I_{\text{TH}}$  is a major advantage of this proposal.

#### ACKNOWLEDGMENT

This work was partly supported by JST-Mirai Program, Grant Number JPMJMI20E1, Japan.

#### References

- T. Murakami and K. Akatsu, "Principle verification of magnetization reversal motor," in *Proc. European Conference on Power Electronics and Applications*, Sep. 2017, pp. 1-7.
- [2] D. Rothmund, D. Bortis, and J. W. Kolar, "Highly compact isolated gate driver with ultrafast overcurrent protection for 10 kV SiC MOSFETs," *CPSS Transactions on Power Electronics and Applications*, vol. 3, no. 4, pp. 278-291, Dec. 2018.
- [3] S. Mocevic, L. Wang, R. Burgos, D. Boroyevich, C. Stancu, M. Jaksic, and B. Peaslee, "Comparison between desaturation sensing and Rogowski coil current sensing for shortcircuit protection of 1.2 kV, 300 A SiC MOSFET module," in *Proc. IEEE Appl. Power Electron, Conf. Expo.*, Mar. 2018, pp. 2666-2672.
- [4] H. Yoon and Y. Cho, "Application of the Rogowski coil current sensor for overcurrent detection and blocking in power conversion systems," in *Proc. International Conference on Power Electronics and ECCE Asia*, May 2019, pp. 1-7.
- [5] Y. Kuwabara, K. Wada, J. Guichon, J. Schanen, and J. Roudet, "Overcurrent detection using an integrated Rogowski coil for an electric vehicles inverter," in *Proc. IEEE International Future Energy Electronics Conference*, Nov. 2019, pp. 1-5.
- [6] J. Kim and Y. Cho, "Overcurrent and short-circuit protection method using desaturation detection of SiC MOSFET," in *Proc. IEEE PELS*

Workshop on Emerging Technologies: Wireless Power Transfer, Nov. 2020, pp. 197-200.

- [7] M. Kim, B. Park, R. Kim, and D. Hyun, "A novel fault detection circuit for short-circuit faults of IGBT," in *Proc. IEEE Appl. Power Electron*, *Conf. Expo.*, Mar. 2011, pp. 359-363.
- [8] T. Horiguchi, S. Kinouchi, Y. Nakayama, T. Oi, H. Urushibata, S. Okamoto, S. Tominaga, and H. Akagi, "A short circuit protection method based on a gate charge characteristic," in *Proc. International Power Electronics Conference*, May 2014, pp. 2290-2296.
- [9] S. Yano, Y. Nakamatsu, T. Horiguchi and S. Soda, "Development and verification of protection circuit for hard switching fault of SiC MOSFET by using gate-source voltage and gate charge," in *Proc. IEEE Energy Conversion Congress and Exposition*, Oct. 2019, pp. 6661-6665.
- [10] X. Li, D. Xu, H. Zhu, X. Cheng, Y. Yu, and W. T. Ng, "Indirect IGBT over-current detection technique via gate voltage monitoring and analysis," *IEEE Trans. on Power Electronics*, vol. 34, no. 4, pp. 3615-3622, April 2019.
- [11] A. Boubkari, N. Rouger, F. Richardeau, M. Cousineau, T. Sicard, P. Calmes, and M. Bacchi, "CMOS gate driver with integrated ultra-accurate and fast gate charge sensor for robust and ultra-fast short circuit detection of SiC power modules," in *Proc. IEEE Int. Symp. Power Semicond. Devices ICs*, May 2023, pp. 68-71.
- [12] H. Zhang, D. Zhang, H. Yamasaki, K. Hata, K. Wada, K. Akatsu, I. Omura, and M. Takamiya, "Gate driver IC with fully integrated overcurrent protection function by measuring gate-to-emitter voltage during IGBT conduction," in *Proc. IEEE Int. Symp. Power Semicond. Devices ICs*, May 2023, pp. 76-79.
- [13] H. Zhang, H. Yamasaki, K. Hata, I. Omura, and M. Takamiya, "Overcurrent detection method by monitoring gate voltage while periodically repeating discharging and charging of constant gate charge in IGBTs," in *Proc. Southern Power Electronics Conf.*, Dec. 2022, pp. 1-5.
- [14] K. Horii, R. Morikawa, R. Katada, K. Hata, T. Sakurai, S. Hayashi, K. Wada, I. Omura, and M. Takamiya, "Equalization of DC and surge components of drain current of two parallel-connected SiC MOSFETs using single-input dual-output digital gate driver IC," in *Proc. IEEE Appl. Power Electron, Conf. Expo.*, Mar. 2022, pp. 1406-1412.
- [15] D. Zhang, K. Horii, K. Hata, and M. Takamiya, "Digital gate driver IC with fully integrated automatic timing control function in stop-and-go gate drive for IGBTs," in *Proc. IEEE Appl. Power Electron, Conf. Expo.*, Mar. 2023, pp. 1225-1231.
- [16] T. -T. Nguyen, A. Ahmed, T. V. Thang, and J. -H. Park, "Gate oxide reliability issues of SiC MOSFETs under short-circuit operation," *IEEE Trans. on Power Electronics*, vol. 30, no. 5, pp. 2445-2455, May 2015.
- [17] F. Boige and F. Richardeau, "Gate leakage-current analysis and modelling of planar and trench power SiC MOSFET devices in extreme short-circuit operation," *Elsevier Microelectronics Reliability*, vol. 76–77, pp. 532-538, Sep. 2017.
- [18] F. Boige, D. Trémouilles, and F. Richardeau, "Physical origin of the gate current surge during short-circuit operation of SiC MOSFET," *IEEE Electron Device Letters*, vol. 40, no. 5, pp. 666-669, May 2019.
- [19] C. Unger and M. Pfost, "Investigation of gate and drain leakage currents during the short circuit of SiC-MOSFETs," in *Proc. IEEE Int. Symp. Power Semicond. Devices ICs*, Sep. 2020, pp. 238-241.
- [20] A. O. Adan, Y. Takagi, S. Takeuchi, L. L. Burgyan, and Y. Kakizaki, "Assessing short-circuit robustness of 1200 V SiC MOSFETs: using deep structural and physical analysis," *IEEE Power Electronics Magazine*, vol. 8, no. 2, pp. 34-43, June 2021.
- [21] C. Unger and M. Pfost, "Particularities of the short-circuit operation and failure modes of SiC-MOSFETs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 9, no. 5, pp. 6432-6440, Oct. 2021.
- [22] S. Kochoska, J. R. Guitart, L. Richert, and B. Vlachakis, "Gate current peaks due to C<sub>GD</sub> overcharge in SiC MOSFETs under short-circuit test," in *Proc. IEEE Int. Symp. Power Semicond. Devices ICs*, May 2023, pp. 246-249.